Total Ionization Dose Effects and Single-Event Effects Studies of a 0.25 \mu m Silicon-On-Sapphire CMOS Technology

Tiankuan Liu, Member, IEEE, Wickham Chen, Student Member, IEEE, Ping Gui, Member, IEEE, Cheng-An Yang, Junheng Zhang, Peiqing Zhu, Annie C. Xiang, Member, IEEE, Jingbo Ye, and Ryszard Stroynowski

Abstract—The total ionization dose effects and the single event effects in a 0.25 \mu m Silicon-On-Sapphire CMOS process are studied with a total dose of 100 krad(Si) and a fluence of 1.8x10^{12} proton/cm^2. The results indicate that this process is radiation tolerant.

Index Terms—CMOSFETs, radiation effects, silicon-on-sapphire

I. INTRODUCTION

Silicon-on-Sapphire (SOS) CMOS technology has been used in applications for radiation tolerant electronics since 1970. With the insulating sapphire substrate, this technology eliminates the parasitic bipolar junction transistors in the bulk silicon substrate and hence removes the mechanism for latch-ups. It has been reported to have smaller single event upset (SEU) cross sections than the bulk CMOS [1, 2]. However, the total ionization dose (TID) effects are usually of a concern because the SOS technology, like any Silicon-On-Insulator technologies, has radiation induced back channel leakage [3, 4] that is usually controlled through special fabrication process. In addition to the back channel, there is radiation induced edge leakage that is common to bulk CMOS and is usually mitigated through special layout techniques.

Historically, SOS technology was limited by low fabrication yields to very specialized applications in military and space programs. Peregrine Semiconductor Cooperation’s UltraCMOS™ process [5] overcomes this problem, making the SOS technology available through MOSIS [6]. Previous tests showed that the 0.5 \mu m UltraCMOS™ with special radiation hardening treatment can withstand radiation up to a few hundreds of krad(Si) [7].

Peregrine introduced recently its 0.25 \mu m UltraCMOS™ process. We are exploring the applicability of this technology in the front-end readout ASICs in the optical link system for the ATLAS [8] upgrade at the Large Hadron Collider [9]. A test chip with various test structures was designed and fabricated. The chip was irradiated with a Co-60 gamma source for TID effect studies and with a 230 MeV proton beam for the single event effect (SEE) study. Reported here are the TID results with a total dose of 100 krad(Si) and the SEE results with fluence of 1.8x10^{12} proton/cm^2.

II. THE 0.25 \mu m ULTRA CMOS™ SOS TEST CHIP AND THE EXPERIMENTAL SETUPS

The basic features of the 0.25 \mu m UltraCMOS™ SOS technology used in the test chip are given in Table 1.

<table>
<thead>
<tr>
<th>Feature</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD</td>
<td>2.5V</td>
</tr>
<tr>
<td>Gate Oxide Thickness</td>
<td>6 nm</td>
</tr>
<tr>
<td>Process</td>
<td>0.25 \mu m SoS CMOS</td>
</tr>
<tr>
<td>Device isolation</td>
<td>LOCOS</td>
</tr>
<tr>
<td>Interconnectivity</td>
<td>3 metal layers</td>
</tr>
<tr>
<td>NMOS polysilicon doping</td>
<td>N+</td>
</tr>
<tr>
<td>PMOS polysilicon doping</td>
<td>P+</td>
</tr>
</tbody>
</table>

The chip contains an 8x12 array of transistors with different type (NMOS and PMOS), different channel widths (80 and 40 \mu m), and lengths (0.25, 0.5, and 1.0 \mu m), implemented in four different types of layout: 4-finger, 8-finger, and 16-finger standard layout, and the enclosed-layout transistor (ELT) [10]. The ELT and multi-finger transistors are used to understand the
back channel and edge leakage currents, since the edge leakage is proportional to the number of edges in a transistor. Each transistor of a particular size and layout has three identical copies. They are spread out in the transistor array for better measurement statistics. A picture of this chip with functional blocks marked out is shown in Fig. 1.

The I-V characteristic curve of each transistor is measured using a picoammeter and three programmable DC power supplies. A reed relay switch array controlled by a USB DIO card is used to connect the terminals of the transistor under test to the picoammeter and the DC power supplies. The current through the drain (I_D) is measured as a function of the voltage between the gate and the source (V_GS) before and after the radiation while the voltage between the drain and the source (V_DS) is fixed at 0.1V for NMOS and –0.1V for PMOS. The V_GS is swept between 0 and 1.5V when NMOS transistors are measured and between -1.5 and 0V in the PMOS case. When one transistor is measured, all other transistors are tied to the “OFF” state.

On the test chip, we design three types of shift registers made up of standard geometry transistors, enclosed layout transistors, and resistively hardened cells [11] respectively. Each type of shift registers is comprised of 32 stages of D flip flops (DFF) connected in a chain format. The sizes of both the PMOS and NMOS transistors in these shift registers are kept consistent for comparison purposes. The resistively hardened shift registers are divided into eight subsections. Each subsection has a resistor that doubles its value in the previous subsection. The resistor values are 1, 2, 4, 8, 16, 32, 64, and 128 kΩ. The resistors are placed in the output and feedback path of the DFF to slow the response in between each node so that the circuit itself does not have time to respond to the radiation induced single event effects.

We design a chain of latches based on single event transition (SET) free logic. The idea for SET free logic is to construct logic elements that will not allow single event transients to generate and thus propagate to the outputs. This method is similar to the TAG and guard ring topologies [12].

To accomplish the online test, a pseudo random bit stream (PRBS) is continuously written into the data input of each test element via an FPGA at 40 Mb/s. The bits are then read back from the shift registers to check for errors. For the resistively hardened latches, PRBS data is written in at a rate of 40 Mb/s. The data is then stored inside the circuit for a period of one second. Afterwards, it is read back into the FPGA to check for errors. In addition, we monitor current consumption of all test elements with a multi-channel digital multimeter.

The chip also contains ring oscillators, resistors, current mirrors, digital standard cells (NOT, NAND, and NOR), and the phase locked loop (PLL) components (divider, phase frequency detector, and voltage controlled oscillator). Their test is beyond the scope of this paper.

III. STUDIES ON THE TOTAL IONIZATION DOSE EFFECT WITH Co-60

More than 20 chips were irradiated with a Co-60 gamma source up to 100 krad(Si) followed by annealing studies at room temperature. Two different test conditions were used during the irradiation. In the first condition, during the irradiation the sapphire substrate was left floating with the transistors biased in the following conditions: V_DS = 2.5 V and V_GS = 0 V for NMOS, V_DS = -2.5 V and V_GS = 0 V for PMOS. The I-V curves were measured before and after the irradiation. In the second condition, the substrate was tied to ground during the irradiation. The I-V curves were measured continuously one by one during the irradiation while the transistors not being measured are biased in the OFF state.

A. Sapphire substrate floating

Shown in Fig. 2 are the I-V curves of NMOS (Fig. 2(a)) and PMOS (Fig. 2(b)) ELTs (W/L = 40 µm/0.25 µm) before and immediately after the irradiation at two different total doses with the same dose rate of 1.2 krad/hr. As can be seen in the I-V curves of NMOS transistors, the threshold voltage (V_TH) decreases while the leakage current increases at the low dose of 33 krad(Si). The threshold voltage increases and the leakage current stays the same as before irradiation at the high dose of 86 krad(Si). In contrast to the NMOS case, from the I-V curves of PMOS transistors (W/L = 40/0.25 µm), we observe that the threshold voltage and the leakage current stay unchanged at the low doses of 33 krad(Si). The absolute value of the threshold voltage (V TH) decreases while the leakage current increases at a high dose of 86 krad(Si)).

In general, the leakage current increase can be attributed to radiation induced, trapped charge accumulations in three places: the gate oxide, the field oxide (edge) and the sapphire substrate (back channel). The ELT is able to eliminate effectively the edge leakage [10]. We move the pre-irradiation ELT I-V curves by the threshold voltage shift caused by the irradiation (-0.08 V for NMOS at 33 krad and 0.18 V for PMOS at 86 krad). The corresponding current increases are found to be very small in both NMOS and PMOS cases and are within the measurement error. If the leakage current increase is due to the trapped charge in the gate oxide, the leakage current increase is correlated to the radiation-induced threshold voltage shift. In other words, the
leakage current increase is not correlated to the radiation-induced threshold voltage shift. Therefore, in the ELT most, if not all, of the leakage current increase comes from the back channel. This can be easily understood because the gate oxide is very thin (six nm) and the sapphire substrate is very thick (200 µm). Trapped positive charge in the sapphire causes leakage current in NMOS. Trapped negative charge in the back channel causes leakage current increase in PMOS. Since all NMOS and PMOS transistors share the sapphire substrate, the trapped charge’s polarity in the back channel is a function of the total dose only and independent on the device type. The observations shown in Fig. 2 indicate that the net trapped charge in the sapphire is positive at low dose and becomes negative at high dose.

Fig. 2. The I-V curves of NMOS (a) and PMOS (b) ELT transistors before and after irradiation.

In Fig. 3, we compare the I-V curves of the ELT and in standard transistors of 16 fingers at a dose with a large leakage current increase. For NMOS transistors, the total dose is 33 krad(Si). For PMOS transistors, the total dose is 86 krad(Si). The dose rate is 1.2 krad/hr for both NMOS and PMOS transistors. All transistors have the same width of 40 µm and the same length of 0.25 µm. They were irradiated at a rate of 1.2 krad/hr. The leakage currents illustrated in the figure in the standard transistors are higher than those in the ELTs. The difference is the contribution from the radiation-induced edge leakage in the standard transistors. Since the edge leakage adds to the total leakage on top of the back channel, this indicates that the trapped charges in the field oxide and in the sapphire have the same sign. So in NMOS transistors, the net trapped charges in both the edge field oxide and in the sapphire are positive at low dose, causing parasitic conducting channels at the side (edge) of the gate and back of the transistor body. The leakage current returns to before-radiation level at the high dose. In PMOS transistors, the leakage current increase is only present at high dose when the net trapped charges in both the edge field oxide and in the sapphire become negative.

As discussed in [3, 4], trapped holes are the main source of the trapped positive charges. These holes come from the radiation induced electron-hole pairs with the electrons diffused away. So leakage current increase in NMOS transistors, but not in PMOS, is reported in [3, 4]. In contrast, [13] suggests trapped negative charges in the sapphire substrate are produced by radiation, causing leakage current increase in PMOS transistors, but not in NMOS. We believe that these two processes compete and result in the polarity change in the net trapped charges with the total dose. With this, we explain that in NMOS transistors the leakage current rises when total dose is low, returns to pre-irradiated level when total dose is high; in PMOS transistors, the leakage stays unchanged when total dose is low, but rises when the total dose is high.

Fig. 3. The layout effect on NMOS (a) and PMOS (b) transistors.

Shown in Fig. 4 are the annealing studies. We chose
transistors with W/L = 40/0.25 µm, 16-finger standard layout in these studies. We irradiated the NMOS transistor at 1.2 krad/hr to a total dose of 33 krad(Si), the PMOS transistor at 30 krad/hr to 100 krad(Si). As can be seen most of the increased leakage current anneals in 120 days. The annealing process is roughly linear with a logarithmic time axis, indicating that the dominating process follows the tunneling model discussed in reference [14]. Since the annealing process continues with time, we do not observe significant amount of permanently trapped charges both in the field oxide and in the sapphire. This also indicates that in our case the trapped charges do not come from the kind of interface trap at the sapphire interface discussed in reference [15]. The threshold voltage shift is not large in NMOS and a big fraction of that anneals back. In the PMOS case this shift anneals from 0.23 V to 0.18 V in 120 days.

Fig. 4. The annealing studies of the NMOS (a) and PMOS (b) transistors. Plotted are the leakage current increase (right vertical axis) and the threshold voltages shift (left vertical axis) compared to the pre-irradiation level. The horizontal axis is the time from the beginning of the irradiation.

B. Substrate grounded

We did a second TID measurement on the test chip with the sapphire substrate grounded during the irradiation. In this case we observed that the leakage currents in both NMOS and PMOS were negligible throughout the irradiation. This is shown in Fig. 5, where the transistors were 40/0.25 µm in the 16-finger standard layout. The dose rate was 1.2 krad/hr. In addition, the threshold voltage shift quickly saturated with the total dose and stayed unchanged throughout the irradiation. These results show that grounding the substrate, which can be performed either at the package level or at the board level, can mitigate the TID effects in this SOS technology to negligible levels.

Fig. 5. NMOS (a) and PMOS (b) threshold voltage and leakage current change during irradiation.

Electric potentials other than the ground level were also applied to the substrate during irradiation to provide more information about the mechanism that eliminates the buildup of trapped charges and hence eliminates the increase of leakage currents. More data analyses are also being carried out based on different transistor layouts to understand the effects in the edge channel and the back channel. The different reaction in threshold voltage and in leakage current with a grounded substrate also needs to be understood. We will present the results in the studies mentioned in this paragraph in a separated paper.
IV. STUDIES ON THE SINGLE EVENT EFFECTS WITH 230 MEV PROTONS

An online test was done on the shifter registers and a logic latches in the chip with a 230 MeV proton beam. The proton fluence used in this test is \(1.8 \times 10^{12}\) proton/cm\(^2\) at the flux of \(7.7 \times 10^4\) proton/cm\(^2\)/s. No error was reported before, during and after irradiation periods. The zero error result is translated into a cross section upper limit of \(5.6 \times 10^{-13}\) cm\(^2\) for all four tested units (standard layout shift registers, enclosed layout shift registers, resistively hardened shift registers, and latches). When comparing standard geometry based shift registers to enclosed geometry based shift registers, there was no difference in SEE immunity. In addition, since the standard geometry based shift register worked error free for the given radiation period, the resistively hardened technique showed no further benefit in relation to SEE immunity. The current consumption of these test elements was monitored during irradiation. Relating to the functionality of our test structures, there was no significant current change that inhibited device operation.

V. CONCLUSION

We have performed detailed studies of both TID and SEE effects in Peregrine’s 0.25 \(\mu\)m Silicon-On-Sapphire UltraCMOS\textsuperscript{TM} process. With the sapphire substrate floating, a small leakage current increase is observed after irradiation in NMOS at low dose and in PMOS at high dose. This is due to the net trapped charge polarity change with the increase of total dose. This leakage current increase anneals fast at room temperature and the annealing follows roughly the tunneling model. With the sapphire substrate grounded, the overall radiation-induced leakage current for both NMOS and PMOS transistors is negligible. The radiation-induced threshold voltage shift for both NMOS and PMOS transistors quickly saturates with the total dose and stays unchanged. SEE test with 230 MeV protons shows that this process has exhibited SEE immunity up to \(1.8 \times 10^{12}\) proton/cm\(^2\) fluence and within this fluence, there is no difference in SEE immunity among the four types of test structures. Our studies show that this technology is suitable for applications with total dose up to 100 krad and with a proton fluence up to \(1.8 \times 10^{12}\) proton/cm\(^2\).

ACKNOWLEDGMENT

We are grateful to Peregrine Semiconductor Corp., Jim Kierstead, Francesco Lanni at BNL, and Ethan Cascio at Massachusetts General Hospital Proton Facility for their support of this work.

REFERENCES